Abstract: In this paper, experimental results are shown for a synchronous class-F RF to DC rectifier. The rectifier design is obtained by transforming a class-F amplifier into a rectifier using the theory of time reversal duality. The amplifier and rectifier are tested under identical source power conditions to demonstrate the duality between the circuits. A 10 W Cree HEMT device is used in the designs at a frequency of 985 MHz. The class-F amplifier delivers 8.3 W with an efficiency of 77.5% for a DC source power of 10.7 W. The time reversed dual, a class-F rectifier, delivers 8.7 W of DC load power for a RF input source power of 10.7 W with an efficiency of 81.3%. The rectifier circuit has slightly higher efficiency than the amplifier and lower losses in the rectifier are attributed to device operation in both quadrants I and III compared to an amplifier which operates exclusively in quadrant I. The rectifier has a peak output power of 11.3 W with an efficiency of 78% and this is the highest reported power for a synchronous RF class-F amplifier.
Introduction
Interest in wireless power transfer has motivated new research into the design of high efficiency radio frequency (RF) rectifier circuits. Different RF to DC power conversion circuits have been presented in the literature [1] and these circuits can be broadly classified into two categories: 1) diode rectifiers and 2) synchronous rectifiers based on switching a transistor. RF diode rectifier circuits [2, 3, 4] are simpler to implement and avoid design issues associated with gate drive circuitry which is required in a synchronous rectifier. On the other hand, similar to trends in power electronics, synchronous rectifier circuits have more design variables to trade-off and optimize efficiency, power, and dynamic range. Synchronous rectifiers can also exploit advances in device technology including high efficiency GaN power devices.
Circuit topologies for synchronous rectifiers have been obtained by transforming RF switch-mode power amplifier (PA) circuits into rectifier circuits by employing the theory of time reversal duality [5, 6] . Using time reversal duality, the power flow in an amplifier circuit is reversed: the amplifier output terminal becomes a RF input port and the DC drain supply in the amplifier becomes a DC output port which can deliver power to a load. In the rectifier, the gate drive required to synchronously switch the transistor can either be provided by an explicit feedback loop from the RF input terminal [7] or from intrinsic feedback (e.g. C gd ) in the device. In the latter case, the term self-synchronous rectifier has been used [8] .
In this paper we present experimental results for the implementation of a 10 W synchronous class-F rectifier. The rectifier delivers 8.7 W of DC power with an efficiency of 81.3% at a frequency of 985 MHz, and a peak load power of 11.3 W with an efficiency of 78%. Other researchers have reported on GaN inverse class-F rectifier designs or low power class-F rectifiers using pHEMTs, and this appears to be the first published work for an experimental high power GaN class-F rectifier design. A comparison of this work with other published results is given in Table I .
The other goal of this work is to compare the performance of the class-F amplifier and the synchronous class-F rectifier circuit under equivalent test conditions. The comparison is motivated by ambiguity in how the amplifier and rectifier circuits should be compared in the context of time reversal duality assuming significant power loss. Time reversal duality is commonly applied under the assumption of negligible power loss, and when loss is non-negligible, the operating points of the amplifier and rectifier are different.
In this work, the amplifier and rectifier are compared under the condition where the input power from the sources is identical; that means the DC power in the amplifier is equal to the RF input power in the rectifier. The condition of equal source powers is distinguished from other possible test conditions such as equal RF powers where the output power of the amplifier is equal to the RF input power of the rectifier. The two conditions are described in more detail in the following section. After describing the test methodology, the design and performance of a class-F amplifier is described. The amplifier is then reconfigured as a synchronous rectifier, and a comparison of the rectifier and amplifier performance is made. The results show that under conditions of equal source powers, the rectifier power efficiency is slightly higher than the amplifier power efficiency. The loss mechanisms in the amplifier and rectifier are slightly different because the amplifier operates exclusively in quadrant I, while the rectifier operates in both quadrant I and quadrant III. The results motivate new research into the analysis and modeling of losses in RF synchronous rectifier circuits.
2 Definitions of equivalence for amplifier and rectifier duals Fig. 1(a) shows a switch-mode power amplifier that converts DC power from the drain supply into large signal RF power. Using the principle of time reversal duality [5, 6] , the amplifier circuit can be transformed into a rectifier circuit as shown in Fig. 1(b) . In the rectifier mode, the output port of the amplifier becomes an input approximation and the value of R DC needs to be swept to find the optimal load resistance for a specific input power. When loss is present in the amplifier and rectifier, we need to re-evaluate how the two circuits are compared in the context of time reversal duality and relate this to measurements of power and efficiency. In the amplifier, a source power of P DC is required to deliver a RF load power of P out , and in the rectifier circuit, a RF source power of P in is required to deliver a DC load power of P 0 DC . Now consider two different test conditions. In the first case, the rectifier efficiency is measured under the condition where the RF powers are matched: the output power P out of the amplifier is the same as the input power P in of the rectifier. The matched RF power condition falls out naturally from a test configuration where the amplifier and rectifier are arranged as a series cascade. In this case the RF output of the amplifier is connected to the RF input of the rectifier dual and RF powers are equal (P out ¼ P in ). The disadvantage of this test condition is that the DC input power to the amplifier and the DC output power from the rectifier differ by the product of the efficiencies of the amplifier and the rectifier.
A second method is to measure the two circuits under conditions where the input source powers are identical. In this case, the DC source power for the amplifier (P DC ) is equal to the RF input power (P in ) for the rectifier. Under conditions of equal source powers, the amplifier and rectifier should have similar power efficiencies and the power delivered to the loads should be similar. The consequence of matching source powers is that the RF input power to the rectifier is scaled relative to the RF output power delivered by the amplifier. The advantage of the second method is that the operating points of the devices in the amplifier and rectifier are closer than in the first method where the losses in the amplifier and rectifier are accumulated. In this work, we use method two as a benchmark for comparing the amplifier and rectifier based on the goal of minimizing the difference in the operating points of the active device.
The difference between the two test conditions can also be illustrated in terms of the dynamic IV characteristics of the amplifier and rectifier. With reference to Fig. 2(a) , the dynamic IV curve is shown for a simplified device model of a class F amplifier. The expected value of the drain voltage is equal to V DD and the expected value of the drain current is equal to I DC . The corresponding DC operating point is denoted as point A on the IV curve.
In the rectifier circuit, as shown in Fig. 2(b) , the on state is in quadrant III instead of quadrant I as in the amplifier circuit. The average DC current flow is out of the drain terminal when the device is on, therefore the device must operate in quadrant III to deliver negative drain current. Similar to the amplifier, the expected value of the drain voltage is V 0 DC and the average value of the drain current is I 0 DC . Since V 0 DC is positive and I 0 DC is negative, the corresponding DC operating point for the rectifier falls in quadrant IV.
We now consider the two test conditions described earlier. If the RF powers of the amplifier and rectifier are matched, the corresponding DC operating point for the rectifier is at point B shown in the inset of Fig. 2(b) . On the other hand, if the input source powers of the amplifier and rectifier are equal, then the corresponding rectifier operating point is point C. If circuit losses were identical for the amplifier and rectifier, the DC operating point for the rectifier would be point D which mirrors the amplifier DC operating point obtained by changing the sign of I DC . A comparison of the operating points shows that point C is closer to point D which is the operating point dual of the amplifier. Therefore, a comparison of the amplifier and rectifier are made under the condition of equal input source power conditions rather than equal RF power conditions. As a final remark on the dynamic IV curves for the amplifier and rectifier, it is noted that the effective on resistance of the rectifier is lower than in the amplifier. In quadrant III, the reverse biased drain supply flips the gate control of the device to depend on the drain supply. Therefore, in quadrant III the device effectively turns on more as the drain swings more negative. This observation is consistent with measured IV device characteristics reported by other researchers for quadrant III device behaviour [14] . From the DC device characteristics we therefore conclude that the effective on resistance of the rectifier in quadrant III is expected to be slightly less than the amplifier on resistance in quadrant I. Also, the loop area under the dynamic IV curve for the amplifier is larger in quadrant I than for the rectifier which means current/voltage overlap losses are slightly higher in the amplifier than the rectifier. These factors lead to the hypothesis that the rectifier efficiency is expected to be higher than the equivalent amplifier efficiency.
Class-F power amplifier
A class-F amplifier with multiharmonic input and output matching networks was implemented using a 10 W GaN HEMT (Cree CGH40010F) device. Both the input and output harmonic matching networks are designed to match the fundamental frequency, short the second harmonic and have high impedance at the third harmonic. Shorting the second harmonic at the input is known to improve the efficiency of the amplifier by shaping the gate signal to be sinusoidal [15] . Additional shaping of the gate waveform can be obtained using a third harmonic input termination impedance however the incremental gain in power efficiency is small because the third harmonic level at the gate is small. The design reported here includes a third harmonic termination although similar results can be obtained without a third harmonic input termination.
The optimum fundamental frequency load and source impedances were found using a load pull test bench in Agilent's Advanced Design System (ADS). The harmonic networks were then tuned to maximize the power efficiency of the amplifier. The amplifier was implemented on a Rogers 4350 substrate with a dielectric constant of 3.55 and a substrate thickness of 1.524 mm (60 mils). The schematic diagram and a photograph of the fabricated class-F amplifier are shown in Figs. 3 and 4 , respectively. The amplifier was designed for a frequency of 985 MHz and Table II summarizes the electrical length of the transmission lines in the final design.
In this experiment, the device was biased with a 27 V drain supply and a gate bias of −2.6 V. At a frequency of 985 MHz and for a sinusoidal input signal of 24.5 dBm (282 mW) the amplifier delivers 8.3 W to a 50 Ω load. Under these conditions, the drain current is 0.398 A and the corresponding drain efficiency is 77.5%. The equivalent Thévenin source impedance of the drain supply, R DC , is 67 Ω and the DC supply provides a source power of 10.7 W. These experimental results are compared with a class F synchronous rectifier in the next section.
Class-F rectifier
After verifying the class-F amplifier design, the amplifier was reconfigured as a synchronous class F rectifier. An explicit feedback loop is added to the amplifier to provide a gate drive signal from the RF input port as shown in Fig. 1(c) . A photograph of the rectifier test bench is shown in Fig. 5 .
In the experimental test bench, a directional coupler (A) is used to sample the RF input signal and a phase shift delay line is used to adjust the phase of the sampled signal to synchronously switch the GaN power device. The measured sampling level of coupler A is −18.7 dB. The second port of coupler A is connected to a power meter and calibrated to measure the reflected power at the input of the rectifier. Since the input RF power is high and cannot be delivered by standard test equipment, another class F power amplifier is used to generate the RF source signal. A second directional coupler (B) is placed in series between the rectifier and amplifier to measure the available RF input power (P in ) delivered to the rectifier. The input power is calibrated to measure power at the interface between the two couplers. Two definitions of RF to DC conversion efficiency which have been used in the literature to report results are [11, 12] 
and [9] r ¼ P
In these equations, P in is the incident or available power from the RF input source and P ref is the amount of power reflected back from the input port because of mismatch loss. The difference in the power efficiency measures is that in (1), the power efficiency accounts for mismatch loss at the input of the rectifier, while in (2) the power efficiency is burdened by input mismatch loss. From a system perspective, equation (2) is preferred because it includes mismatch loss which is inherently present in the design of the rectifier circuit. If mismatch loss is reduced by improving the design, then the corresponding power efficiency will be improved. On the other hand, the efficiency measure in equation (1) accounts for mismatch loss and gives insight into the maximum available power efficiency which can be obtained provided the input is perfectly matched. Both measures of power efficiency give insight into the performance of the rectifier and example results are given for both methods. As a starting point for evaluating the rectifier, the initial conditions were configured to be the dual of the class-F amplifier where the input source powers of the amplifier and rectifier are equal. The RF input power was set to 10.7 W (40.3 dBm) at a frequency of 985 MHz, the same as the DC source power for the amplifier. Under these conditions, the DC load resistance, R DC , and phase shifter are adjusted to optimize the power efficiency of the rectifier. The corresponding DC load power is 8.7 W for an optimum load resistance R 0 DC of 58 Ω. The optimum load resistance is less than the equivalent supply resistance of the amplifier which was 67 Ω. Under these conditions the reflected RF power at the input port of the rectifier is 28.2 dBm and the input reflection coefficient is −12.1 dB. The RF to DC power efficiency using equation (1) is 86.5% and using equation (2) is 81.3%. This shows that the input mismatch loss is reducing power efficiency by about 5%.
To provide an explanation for the difference in the power efficiency of the amplifier and rectifier, consider the following expression for drain efficiency of a class-F power amplifier:
In this equation, P Loss is the loss associated with the transistor including P R on , the loss due to the on-state resistance, P cap , the loss associated with switching the output capacitance of the device, and P overlap , the loss from overlap between the drain voltage and drain current waveforms. The input source power to the amplifier is P DC . A similar equation can be written for the rectifier. Assuming no input mismatch loss, the rectifier power efficiency can be written as
Under identical input source power conditions, P DC ¼ P in , and the difference between the losses of the PA and rectifier contribute to differences in power efficiency. Two factors which can contribute to differences in power efficiency are different on-state resistances and different overlap losses. As explained earlier in section 2, the effective on resistance in quadrant III is slightly lower than the on resistance in quadrant I. Also, the shape of the current and voltage waveforms in quadrant I for the amplifier will be slightly different compared to operation in quadrant III for the rectifier. The difference in switching characteristics is illustrated qualitatively by comparing the dynamic IV curves for the amplifier and rectifier shown earlier in Fig. 2 . In quadrant I, the overlap of the drain current and drain voltage during transition intervals leads to positive dissipation in the device. However, in the rectifier mode, overlap between voltage and current waveforms during transition intervals is constrained by quadrant III device characteristics that forces the voltage and current to be simultaneously negative for positive power dissipation. Therefore switching in the rectifier must occur before current conducts in the on-state unlike the amplifier where voltage and current can overlap during switching transitions. Future work is planned to provide more rigorous theoretical support for the small differences in power efficiency between the amplifier and rectifier duals.
Other test results for the rectifier are shown in Figs. 6 through 8. In these figures, efficiency is reported using equation (2) which includes mismatch loss. In Fig. 6 , the measured power efficiency and DC load power are shown as a function of the DC load resistance R 0 DC . These measurements are made at a frequency of 985 MHz with a RF input power of 10.7 W. As shown, the optimum load resistance is approximately 58 Ω. Fig. 7 shows rectifier power efficiency as a function of the RF input power. It shows that power efficiency peaks for an input RF power of 10.7 W (40.3 dBm). Power efficiency remains above 50% for input power above 34 dBm and the maximum power delivered by the rectifier is 11.3 W at an efficiency of 78%.
The rectifier performance as a function of frequency is shown in Fig. 8 . Efficiency and load power peak at a frequency of 985 MHz. The bandwidth of the rectifier is dependent on the bandwidth of the original amplifier design. In this case, the multiharmonic matching networks are narrowband and a power efficiency of 50% is maintained over a frequency range of about 50 MHz.
Conclusion
A high efficiency GaN HEMT synchronous class-F rectifier has been designed and implemented at a frequency of 985 MHz. The synchronous rectifier was implemented by reconfiguring a class-F amplifier with a feedback loop to provide a single RF input terminal. The rectifier and the amplifier were tested under identical source power conditions to compare the load power and efficiency of the circuit duals. For a source power of 10.7 W, the rectifier RF to DC conversion efficiency was 81.3% while the amplifier drain efficiency was 77.5%. If mismatch losses are considered, then the power efficiency of the rectifier increases to 86.5%. Compared to the class-F amplifier, the power efficiency of the class-F rectifier is slightly higher and power losses are correspondingly less in the rectifier dual. Factors which can contribute to reduced power loss in the rectifier include a lower effective onstate resistance and reduced overlap losses. Future work will focus on analyzing loss mechanisms in the rectifier including differences in the current and voltage waveforms imposed by constraints in the rectifier mode. The maximum DC power delivered by the rectifier is 11.3 W at a power efficiency of 78% and to the best of our knowledge, this is the highest reported DC power which has been measured for a synchronous class-F rectifier circuit.
